Business Daily from THE HINDU group of publications Friday, Oct 17, 2008 ePaper | Mobile/PDA Version | Audio | Blogs |
|
|
|
|
|
Info-Tech
-
Events India team vital to Cadence roll-out
Design verification tools: (From left) The Chief Technology Offcer of Cadence Design Systems, Mr Ted Vucurevich, the CDS India’s marketing Director, Mr Rahul Arya; the CDS Vice-President, Mr Adolp Hunter, in Bangalore on Thursday for the CDNLive developer event. - Anand Parthasarathy Bangalore, Oct. 16 The Noida-based Indian developer team of US-based electronic design automation leaders, Cadence, played a crucial role in the recent rollout of a complete suite of design verification tools. The San Jose -based Chief Technology Officer, Mr Ted Vucurevich, told Businessline on Thursday during a special briefing that the “amazing strengths of the Indian design organisation and the strong synergy with marketing wings as well as the large customer base here” was instrumental in putting together the latest Verification IP ( intellectual property) releases that effectively ’democratise’ the whole process of verifying and checking critical electronic designs. Mr Adolph Hunter, Vice-President for Corporate Marketing, said the company had also ventures into ‘hosted’ design for enterprises who did not want to create their own design teams The verification release announced a day earlier in the US saw a lot of eager ‘tryouts’ by young Indian design engineers who came here for the annual Cadence Design Network Live event. This has been one of the world’s largest gatherings of the electronic design automation (EDA) community, attracting over a thousand delegates. In his keynote, Mr Vucurevich suggested that electronic design went beyond routine engineering activity and should be treated as a vital component of Incisive Enterprise Management (which incidentally, was the name of a Cadence management information tool). A team from the International Institute of Information Technology Hyderabad - V. Srihari and A.Mahesh Kumar - took the Rs 1.5 lakh prize in the Cadence Design Contest, for their paper: Design of a Low Power Variable Resolution Flash-type Analog to Digital Controller. More Stories on : Events | Software
Article E-Mail :: Comment :: Syndication :: Printer Friendly Page
|
|
The Hindu Group: Home | About Us | Copyright | Archives | Contacts | Subscription Group Sites: The Hindu | The Hindu ePaper | Business Line | Business Line ePaper | Sportstar | Frontline | The Hindu eBooks | The Hindu Images | Home |
Copyright © 2008, The
Hindu Business Line. Republication or redissemination of the contents of
this screen are expressly prohibited without the written consent of
The Hindu Business Line
|